Shop by Department
All
0 0
0
No products in the cart.
LoginRegister
Back to Products
0
No products in the cart.
Menu Categories Search Cart
LFE3-17EA-6MG328C
LFE3-17EA-6MG328C

LFE3-17EA-6MG328C

$105.60

The LatticeECP3 (EConomy Plus Third generation) family of FPGA devices is optimized to deliver high performance
features such as an enhanced DSP architecture, high speed SERDES and high speed source synchronous interfaces in an
economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 65 nm
technology making the devices suitable for high-volume, high-speed, low-cost applications.
The LatticeECP3 device family expands look-up-table (LUT) capacity to 149 K logic elements and supports up to 586
user I/O. The LatticeECP3 device family also offers up to 320 18 x 18 multipliers and a wide range of parallel I/O
standards.
The LatticeECP3 FPGA fabric is optimized with high performance and low cost in mind. The LatticeECP3 devices utilize
reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and
embedded memory, Phase Locked Loops (PLLs), Delay Locked Loops (DLLs), pre-engineered source synchronous I/O
support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.
The pre-engineered source synchronous logic implemented in the LatticeECP3 device family supports a broad range of
interface standards, including DDR3, XGMII and 7:1 LVDS.
The LatticeECP3 device family also features high speed SERDES with dedicated PCS functions. High jitter tolerance and
low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols
including PCI Express, SMPTE, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit Pre-emphasis and Receive
Equalization settings make the SERDES suitable for transmission and reception over various forms of media.
The LatticeECP3 devices also provide flexible, reliable and secure configuration options, such as dual-boot capability,
bitstream encryption, and TransFR field upgrade features.
The Lattice Diamond™ and ispLEVER® design software allows large complex designs to be efficiently implemented using
the LatticeECP3 FPGA family. Synthesis library support for LatticeECP3 is available for popular logic synthesis tools.
Diamond and ispLEVER tools use the synthesis tool output along with the constraints from its floor planning tools to
place and route the design in the LatticeECP3 device. The tools extract the timing from the routing and back-annotate it
into the design for timing verification.
Lattice provides many pre-engineered IP (Intellectual Property) modules for the LatticeECP3 family. By using these
configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their
design, increasing their productivity.
(1008 products available)
Quantity

SKU: LFE3-17EA-6MG328C

Categories: E-Components

0.00

5 Star
0%
4 Star
0%
3 Star
0%
2 Star
0%
1 Star
0%

Submit Your Review

Please login to write review!

Upload photos
You can upload up to 6 photos, each photo maximum size is 2048 kilobytes

Related products

Your experience on this site will be improved by allowing cookies Cookie Policy